Differences

This shows you the differences between the selected revision and the current version of the page.

inext_examples 2010/02/18 10:21 inext_examples 2010/02/18 10:21 current
Line 1: Line 1:
-+====== iNEXT Examples ====== 
 +**Notice :**  
 +The contents in this example page are prepared in the hope that it will be useful to understand iNEXT related products, but WITHOUT ANY WARRANTY. 
 + 
 +^  No.  ^  Title  ^  Doc.  ^  Down  ^ 
 +| 11 | Simple OpenRISC embedded SoC on iNEXT | {{simple_openrisc_embedded_soc_on_inext.pdf|PDF}}  | {{simple_openrisc_embedded_soc_on_inext.zip|ZIP}} | 
 +| 10 | How To Generate DDR2 Controller for iNEXT using Xilinx MIG | {{howtousemig_withinext.pdf|PDF}} |  | 
 +| 09 | Multi-FPGA Co-Emulation using iNEXT: SRAM controller | {{inext_multi_fpga.pdf|PDF}} | {{inext_multi_fpga.zip|ZIP}} | 
 +| 08 | SystemC Co-Emulation using iNEXT: 32x32 Multiplier Case | {{inext_mul32x32_systemc.pdf|PDF}} | {{inext_mul32x32_systemc.zip|ZIP}} | 
 +| 07 | Verification of TEA using iNEXT and iNSPIRE | {{inext_tea_example.pdf|PDF}} | {{inext_tea.zip|ZIP}} | 
 +| 06 | Multiplier Example | {{inext_multiplier_example.pdf|PDF}} | {{inext_multiplier.zip|ZIP}} | 
 +| 05 | Example of image display using iNEXT, iNEXT-VIO and iNSPIRE | {{inext_lcd_vga_example.pdf|PDF}} | [[contact@dynalith.com|on request]] | 
 +| 04 | FPGA-i0 SSRAM Example | {{inext_fpga_i0_ssram_example.pdf|PDF}} | {{inext_fpga_i0_ssram.zip|ZIP}} | 
 +| 03 | FPGA-i0 SDRAM Example | {{inext_fpga_i0_sdram_example.pdf|PDF}} | {{inext_fpga_i0_sdram.zip|ZIP}} | 
 +| 02 | FPGA-i0 FLASH Example | {{inext_fpga_i0_flash_example.pdf|PDF}} | {{inext_fpga_i0_flash.zip|ZIP}} | 
 +| 01 | FPGA-i0 DDR2 Example | {{inext_fpga_i0_ddr2_example.pdf|PDF}} | {{inext_fpga_i0_ddr2.zip|ZIP}} |
 

Copyright 2003-2009 (c) Dynalith Systems Co., Ltd. All rights are reserved.